Elettronica
Valtrix Broadens Support For RISC-V Design Verification With Latest Updates To STING
"Verifying the compliance and functional correctness is a critical step in the development of CPU and SoC designs." said Shajid Thiruvathodi, CTO of Valtrix. "As the RISC-V specification continues to evolve and support more features and extensions, it becomes very important to have mature and versatile verification tools which can scale according to the complexity of the implementation. STING meets this need and enables adopters of RISC-V to verify and debug their designs quickly, easily and more efficiently".
The latest version of STING will be available for demonstration at the upcoming 3rd RISCV Summit from December 8-10 . Attendees can arrange meetings to discuss about STING and its support for RISC-V implementations by writing to contact@valtrix.in.
For more information on Valtrix's design verification technology and products, visit https://www.valtrix.in
STING, the flagship product of Valtrix, is a design verification platform for RISC-V based implementations. It can be configured to generate portable bare-metal programs containing selfchecking architecturally-correct test stimulus, which can then be enabled on simulation, FPGA prototypes, emulation or silicon. STING also provides a RISC-V architecture verification suite to provide users an easy ramp into verification readiness.
Twitter: @ValtrixSystems
LinkedIn: https://www.linkedin.com/company/valtrix-systems
Shubhodeep Roy Choudhury
deepsrc@valtrix.in
valtrix-marketing@valtrix.in